https://www.ikalogic.com/8-bit-digital-to-analog-converter-dac/
아래글을 읽기전에
저항의 분배법칙
Op Amp의 기능중 Buffer Solution을 알아야한다.
8-BIT DIGITAL TO ANALOG CONVERTER (DAC)
This article aims to introduce to beginners and intermediate readers
a simple solution to build a digital to analog converter,
based on the famous r/2r resistors network.
This article also discuss a problem encountered
by many beginners
while trying to build their own DAC,
and proposes some very simple solutions to that problem.
Learn how to build an Analog to digital converter using the same simple technique explained in this page.
Through this article,
I am going to explain how to build an 8-bit digital to analog converter
with parallel input.
If you don’t know what this means, well
its simply a circuit that will take
as input a digital 8-bit number
from 0 (00000000) to 255 (11111111),
and output the relative value on a scale from 0 to 5v.
The maths that describe this process is very simple,
an 8 bit converter will divide the 5 volts into 255 steps, each step having a value of:
5/255 = 0.019 V
한비트당 0.019V가 할당된다는 의미이다.
129 X 0.019 = 2.451V
1000 0111 = 2^7 + 2^0 = 128 + 1 = 129
한 단계당 0.019V 이므로 두값을 곱하면 2.451V.
Here is a simplified functional diagram of an 8-bit DAC.
Some vocabulary:
DAC: Digital to Analog converter.
D0, D1, D..: Data lines.
Analog: Continuous electrical signals.
Digital: Method of representing information using “1” and “0” (usually 5v and 0V).
LSB: Less significant bit.
MSB: Most significant bit.
The R/2R resistor network.
The digital data entering thought the 8 lines (D0 toD7)
are going to be converted
to an equivalent analog voltage (Vout)
by the mean of the R/2R resistor network.
Actually a lot of commercial Digital to Analog converter ICs
are based on this same principle.
The R/2R network is build by a set of resistors of two values,
with one of them double the other (example 10K and 20K),
in on of my circuits
I used 1M ohm and 470K ohm resistors,
which is quite near to the R/2R ratio,
and this small difference didn’t cause any detectable errors in most applications.
However,
if you want to build a very precise DAC,
be precise when choosing the values of the resistors
that will exactly match theR/2R ratio
Note that you can build a DAC with any number of bits you want,
simply by enlarging the resistor network,
by adding more R/2R branches (like the one shaded in green),
BUT you must keep the 2R resistance connected to ground (shaded in light red)
Going through the mathematical proof for the operation of
this converter can be a pain for some of us, and I am only intending to keep things simple.
Now, in order to use this Resistor Network (also called R/2R Ladder)
for real applications,
you will have to build a very simple voltage buffer circuit,
which will be explained in the next section.
The applied circuit
Stage 1: the Digital to analog converter (The R/2R network)
This part have been explained in detail in the previous section,
its purpose is to create the voltage V1
which is equivalent to the weight of the binary number
on the lines (D0 to D7).
Now that this is a resistor network,
if we apply any load on the output of the first stage,
this load will be considered
as an additional resistor in the network,
and thus
will disturb the network which will no longer provide the correct & desired output voltage.
Therefore, to overcome this problem,
we need a voltage buffer, here is where the next stage comes…
출력에 부하를 연결하지 않는걸 권한다.
Stage 2: the voltage buffer
This stage will isolate the point V1
from the final output V2,
while always keeping the voltageV2 at the exact same value of V1.
This is what we call a voltage buffer.
for the voltage buffer
we use an opamp with the output
connected to the inverting input
(this special configuration of the Op Amp is also called Voltage Follower).
The most important things to note are:
1.No current (almost 0A)
will flow from the point V1 into the OpAmp,
so we wont be disturbing the resistor network configuration.
네거티브 FeedBack에 의해서 이다.
2.V2 will always equal V1 (theoretically, see the rest of this document).
3.The current going out from the point V2
to any other stage
is sourced from the power supply of the OpAmp.
V2로 부터의 출력전류의 근원은 OpAmp의 공급전류이다.
The most encountered problem & some solutions
A quick look on those two graphs
can be sufficient to understand the problem:
the output of the op-amp is not linear on the full 0-to-Vcc scale.
actually an OpAmp, depending on its type,
will deliver a maximum voltage of (Vcc – 0.5V),
where Vcc is the supply voltage of the OpAmp.
So, in our application, the OpAmp will only deliver 4.5V
even if theoretically it should deliver 5V.
이론상으로 출력이 5V지만, 실제로는 0.5V가 빠진 4.5V가 출력된다.
You may think this caused by the resistor network,
but it’s not! this is a limitation in the op-amp itself.
Lets get a little deeper into the problem,
the actual output curve in red should be linear,
but actually it begins loosing its linearity beginning from 3.9 volt.
3.9V이상부터는 선형성을 읽는다.(불규칙해진다.)
(Again this depends on the type of OpAmp, those results a based on my own tests on a LM350 OpAmp)
The red ‘Error zone’ is where the output of the DAC no longer math the relative binary input.
This is the error we will be trying to overcome in the next part,
through two very simple solutions.
Solution 1 :
The first solutions – shown in the red shading – is to increase the supply voltage of the Op-Amp, as shown in the schematic.
This will totally solve the problem,
and, whether you are supplying 6.5 volts or more,
you will get neat linear output from 0V to 5V.
공급전압을 6.5V이상으로 하면, 0~5V의 선형값을 얻을 수 있다.
Solution 2 :
The second solutions – shown in the red shading – is to reduce the range of the input to [0 to 127] from the original range of [0 to 255].
This will result on a voltage swing of 0 to 2.5 volt at the output,
which will be in the linear operating area of the Op-Amp
(this done by attaching the MSB line to ground, this way you only control the 7 other lines, and a 7 bit value can swing from 0 to 127).
I hope this introduction was interesting, and that it will help you to build simple but reliable DACs to suit your application.
